What happens to chip board interaction (CBI) during a drop test and temperature cycle on board test when testing a 22-nm FD-SOI technology platform and WLP technology. How does silicon die thickness and ball grid array (BGA) metallurgy affect results?
Recently, Wafer Level Packaging (WLP) has been in high demand, especially in mobile device applications as a path to enable miniaturization while maintaining good electrical performance. The relatively inexpensive package cost and simplified supply chain are encouraging other industries to adapt WLP capabilities for radio frequency (RF), communications/sensing (mmWave) and automotive applications. However, to date its application space has been limited to a small die form factor due to challenging chip board interaction (CBI) control. The combination of ultralow dielectric constant (ULK) based advanced silicon technology and WLP is another challenge for industry to overcome.
In this article, to systematically address the CBI, a large test vehicle based on 22-nm fully depleted silicon on insulator (FD-SOI) technology platform and WLP technology is described. In particular, CBI during drop test and temperature cycle on board is investigated and its failure mode analysis is discussed. The impact of silicon die thickness and ball grid array (BGA) metallurgy is also explored.
Key words: Wafer Level Packaging (WLP), Redistribution
layer (RDL), Chip Board Interaction (CBI), Drop test,
Temperature Cycle on Board (TCoB) test
Authors:
Clickhereto continue reading.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
The benefits of heterogenous integration are well understood, but getting there isn’t easy.
Creative methods keep extending the performance of copper lines and vias.
How prepared the EDA community is to address upcoming challenges isn’t clear.
Advanced etch holds key to nanosheet FETs; evolutionary path for future nodes.
From specific design team skills, to organizational and economic impacts, the move to bespoke silicon is shaking things up.
细节在新投资超过500美元b×nearly 50 companies; what’s behind the expansion frenzy, why now, and challenges ahead.
New memory approaches and challenges in scaling CMOS point to radical changes — and potentially huge improvements — in semiconductor designs.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
Changes are steady in the memory hierarchy, but how and where that memory is accessed is having a big impact.
Fully self-driving cars will require AI that can learn as they drive.
Leave a Reply