A new technical paper titled “Large-area synthesis of high electrical performance MoS2by a commercially scalable atomic layer deposition process” by researchers at the University of Southampton, LMU Munich, and VTT Technical Research Centre of Finland.
Abstract:
“This work demonstrates a large area process for atomically thin 2D semiconductors to unlock the technological upscale required for their commercial uptake. The new atomic layer deposition (ALD) and conversion technique yields large area performance uniformity and tunability. Like graphene, 2D Transition Metal Dichalcogenides (TMDCs) are prone to upscaling challenges limiting their commercial uptake. They are challenging to grow uniformly on large substrates and to transfer on alternative substrates while they often lack in large area electrical performance uniformity. The scalable ALD process of this work enables uniform growth of 2D TMDCs on large area with independent control of layer thickness, stoichiometry and crystallinity while allowing chemical free transfers to application substrates. Field effect transistors (FETs) fabricated on flexible substrates using the process present a field effect mobility of up to 55 cm2/Vs, subthreshold slope down to 80 mV/dec and on/off ratios of 107. In addition, non-volatile memory transistors using ferroelectric FETs (FeFETs) operating at ±5 V with on/off ratio of 107 and a memory window of 3.25 V are demonstrated. These FeFETs demonstrate state-of-the-art performance with multiple state switching, suitable for one-transistor non-volatile memory and for synaptic transistors revealing the applicability of the process to flexible neuromorphic applications.”
Find the technicalpaper here. Published March 2023.
Aspiotis, N., Morgan, K., März, B.et al.Large-area synthesis of high electrical performance MoS2by a commercially scalable atomic layer deposition process.npj 2D Mater Appl7, 18 (2023). https://doi.org/10.1038/s41699-023-00379-z.
While terms often are used interchangeably, they are very different technologies with different challenges.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
Key pivot and innovation points in semiconductor manufacturing.
Thinner photoresist layers, line roughness, and stochastic defects add new problems for the angstrom generation of chips.
While terms often are used interchangeably, they are very different technologies with different challenges.
Less precision equals lower power, but standards are required to make this work.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
How customization, complexity, and geopolitical tensions are upending the global status quo.
Leave a Reply