Debunking the most efficient 65 W fast charger designs.
The recent enhancements and technology advancements in the charger domain have made engineers face new challenges in their daily lives. Higher efficiency, smaller footprint with the same output power, or more power in the same footprint are among the key challenges in contemporary charger designs. In this whitepaper, Infineon provides engineers with an overview of different solutions in the USB-C PD charging domain. Each of the described solutions can help engineers meet various specific design targets such as the highest efficiency, improved cost-performance, or enhanced design flexibility.
By Tim Hu, Director – Global Low-power SMPS Application, Infineon Technologies, Gautam Chinagundi, Staff Specialist Product Marketing, Infineon Technologies, and Rashed Ahmed, Principal Engineer, Infineon Technologies
Clickhereto read the white paper.
Less precision equals lower power, but standards are required to make this work.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
Ensuring that your product contains the best RISC-V processor core is not an easy decision, and current tools are not up to the task.
Wafer manufacturing and GPUs draw investment; 106 companies raise $2.8B.
Heterogenous integration depends on reliable TSVs, microbumps, vias, lines, and hybrid bonds — and time to digest all the options.
Less precision equals lower power, but standards are required to make this work.
New memory approaches and challenges in scaling CMOS point to radical changes — and potentially huge improvements — in semiconductor designs.
113 startups raise $3.5B; batteries, AI, and new architectures top the list.
127 startups raise $2.6B; data center connectivity, quantum computing, and batteries draw big funding.
Thermal mismatch in heterogeneous designs, different use cases, can impact everything from accelerated aging to warpage and system failures.
Electromigration and other aging factors become more complicated along the z axis.
Why and when it’s needed, and what tools and technologies are required.
Challenges mount, especially in 3D-ICs and chips developed at leading-edge nodes.
Leave a Reply