Researchers adopt a Verilog-A based approach to model neuromorphic photonic circuits by considering both the electrical and optical properties.
Abstract
“One of the significant challenges in neuromorphic photonic architectures is the lack of good tools to simulate large-scale photonic integrated circuits. It is crucial to perform simulations on a single platform to capture the circuit’s behavior in the presence of both optical and electrical components. Here, we adopted a Verilog-A based approach to model neuromorphic photonic circuits by considering both the electrical and optical properties. Verilog-A models for the primary optical devices, such as lasers, couplers, waveguides, phase shifters, and photodetectors, are discussed, along with studying the composite devices such as microring resonators. Model parameters for different optical devices are extracted and tuned by analyzing the measured data. The simulated and experimental results are also compared for validation of Verilog-A models. Finally, a single photonic neuron circuit is simulated by implementing input, weight, and non-linear activation function by using lasers, microring resonators, and modulator, respectively. Electro-optical rapid co-simulation would significantly improve the efficiency of optimizing the devices and provide an accurate simulation of the circuit performance.”
Find the open accesstechnical paper here. Published April 2022.
Jagmeet辛格,休•莫里森Zhimu郭,饼干a . Marquez, Omid Esmaeeli, Paul R. Prucnal, Lukas Chrostowski, Sudip Shekhar, and Bhavin J. Shastri , “Neuromorphic photonic circuit modeling in Verilog-A”, APL Photonics 7, 046103 (2022) https://doi.org/10.1063/5.0079984.
Visit Semiconductor Engineering’sTechnical Paper library hereand discover many more chip industry academic papers.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
But gaps in tools make it difficult to address warpage, structural issues, and new materials in multi-die/multi-chiplet designs.
Technology and business issues mean it won’t replace EUV, but photonics, biotech and other markets provide plenty of room for growth.
GlobalFoundries sues IBM; EU’s $47B chips plan; China chip output falls; Space Forge opening US facility; first LPDDR flash memory; transformable nano-scale electronic devices; tabletop 3D X-ray microscopy.
Gate-all-around is set to replace finFET, but it brings its own set of challenges and unknowns.
While terms often are used interchangeably, they are very different technologies with different challenges.
Less precision equals lower power, but standards are required to make this work.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
How customization, complexity, and geopolitical tensions are upending the global status quo.
何行业取得了理解w aging affects reliability, but more variables make it harder to fix.
Leave a Reply