An overview of both the D-PHY and C-PHY architecture.
The newest member of the MIPI PHY family, the C-PHY, arrived in October 2014 to a mixture of excitement and apprehension. How would this new C-PHY compare to the MIPI D-PHY and M-PHY? What would differentiate the C-PHY, and would it be compatible enough with the D-PHY so that both could coexist in a hybrid subsystem?
Now, years later, the answers are clear.
This article will lay out each of those answers, providing a high-level overview of both the D-PHY and C-PHY architecture, highlighting similarities and differences, identifying the pros and cons of each PHY, and providing insight into some of the challenges encountered while implementing the C-PHY. Finally, we will look at Mixel’s innovative implementation of the C-PHY/D-PHY Combo IP, silicon results from multiple sources, cover uses cases, and examine the adoption of the C-PHY/D-PHY Combo solution in the market place.
Clickhereto read more.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
But gaps in tools make it difficult to address warpage, structural issues, and new materials in multi-die/multi-chiplet designs.
Technology and business issues mean it won’t replace EUV, but photonics, biotech and other markets provide plenty of room for growth.
GlobalFoundries sues IBM; EU’s $47B chips plan; China chip output falls; Space Forge opening US facility; first LPDDR flash memory; transformable nano-scale electronic devices; tabletop 3D X-ray microscopy.
Gate-all-around is set to replace finFET, but it brings its own set of challenges and unknowns.
Less precision equals lower power, but standards are required to make this work.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Technical and business challenges persist, but momentum is building.
The verification of a processor is a lot more complex than a comparably-sized ASIC, and RISC-V processors take this to another layer of complexity.
New memory standard adds significant benefits, but it’s still expensive and complicated to use. That could change.
The industry seems to think it is a real goal for the open instruction set architecture.
Leave a Reply